← Back to Projects
61CPU Project
5-stage pipelined RISC-V CPU implementation
Tags:Logisim •Assembly •Git
Example output: 5-stage pipelined RISC-V CPU implementation
5-
stage pipelined RISC-V CPU implementation
Complete datapath implementation
Hazard detection and forwarding
Pipeline optimization
Project Notes (v1)
Building writeup soon — meanwhile, here's what I'd improve next.
What I'd improve next
- • Enhanced error handling and edge cases
- • Performance optimizations
- • Additional features based on user feedback